

Address	A19	A17	A15	HEX Addr
ROMA	0	0	0	0x00000
ROMB	0	0	1	0x08000
Screen0	0	1	0	0x20000
Screen1	0	1	1	0x28000
	1	0	0	0x80000
	1	0	1	0x88000
ROMC	1	1	0	0xA0000
ROMD	1	1	1	0xA8000

74LS138 on CPU Board – A19, A17 and A15 wired to C,B and A, A18 and A16 wired to /G1 and /G2 enables, hi enable wired to 5V via resistor. Only Y0, Y1, Y6 and Y7 are wired to ROM's /CE pins

Address	19	18	17	16	15	Y	
0x00000	0	0	0	0	0	0	First 32K ROM
0x08000	0	0	0	0	1	1	Second 32K ROM
0x10000	0	0	0	1	x		ZX8302 ULA Space 64K
0x20000	0	0	1	0	0	2	First Video Screen
0x28000	0	0	1	0	1	3	Second Video Screen
0x30000	0	0	1	1	x		64K DRAM
0x40000	0	1	0	0	0		16K ULA3 A14 Low
0x44000	0	1	0	0	0		2K CMOS RAM
0x44800	0	1	0	0	0		6K I/O Area
0x46000	0	1	0	0	0		8K reserved
0x48000	0	1	0	0	1		32K 4 slot ROM pack
0x50000	0	1	0	1	0		Reserved 32K
0x58000	0	1	0	1	1		32K 4 slot ROM pack
0x60000	0	1	1	0	0		Reserved 32K but likely the RAM extension
0x68000	0	1	1	0	1		32K 4 slot ROM pack – see above
0x70000	0	1	1	1	0		Reserved 32K – see above
0x78000	0	1	1	1	1		32K ? - see above
0x80000	1	0	0	0	0	4	32K ROM Expansion
0x88000	1	0	0	0	1	5	32K ROM Expansion
0x90000	1	0	0	1	0		64K ?
0xA0000	1	0	1	0	0	6	3 <sup>rd</sup> 32K ROM
0xA8000	1	0	1	0	1	7	4 <sup>th</sup> 32K ROM
0xB0000	1	0	1	1	0		64K ?
0xC0000	1	1	0	0	0		144K Exchange ROM and add ons (ROM Pack)
0xE8000	1	1	1	0	1		32K ROMCAP J1
0xF0000	1	1	1	1	0		32K ROMCAP J2
0xF8000	1	1	1	1	1		Reserved

	A1	C1	
	A2	C2	
	A3	C3	
0V	A4	C4	0V
A3	A5	C5	A2
A4	A6	C6	A1
A5	A7	C7	A0
A6	A8	C8	FC0
A7	A9	C9	FC1
A8	A10	C10	FC2
A9	A11	C11	/IPL0-2
A10	A12	C12	/IPL1
A11	A13	C13	/BERR
A12	A14	C14	/VPA
A13	A15	C15	E
A14	A16	C16	/RESET
A15	A17	C17	CLK
A16	A18	C18	/BR
A17	A19	C19	/BG
A18	A20	C20	/DTACK
A19	A21	C21	R/W
D7	A22	C22	/DS
D6	A23	C23	/AS
D5	A24	C24	D0
D4	A25	C25	D1
D3	A26	C26	D2
/HALT	A27	C27	
	A28	C28	
	A29	C29	RESETIN
	A30	C30	
	A31	C31	
5V	A32	C32	5V

64 PIN A/C row expansion bus – middle row B has about 5 ground pins spaced out

ROM Pack buffers address and control signals through LS244 buffers, and data through LS245 (R/W) gates direction.

PLA consumes A19-A15 (on pins 6 thru to 2), and decodes 5 x 32K ROMs on B0-B4 outputs, /DSL gates /OE. B5 drives ROM slot 0 (J1) , B6 drives ROM slot 1 (J2) , also B7 appears on Slot 1, and B9 drives /DTACK.

The connections for the ROM slot headers are as follows:

A14	1	2	5V
A13	3	4	A12
A8	5	6	A7
A9	7	8	A6
A11	9	10	A5
/OE (/DS)	11	12	A4
A10	13	14	A3
/CE (B5 or B6)	15	16	A2
D7	17	18	A1
D6	19	20	A0
D5	21	22	D0
D4	23	24	D1
D3	25	26	D2
R/W	27	28	B7 on Slot 1 only
	29	30	0V

32 pin Expander (telecoms module)

(This is only partially reverse engineered).

5V	A1	C1	5V
	A2	C2	Pin 27 ULA3
Pin 25 ULA3	A3	C3	Clear LS175
Pin 24 ULA3	A4	C4	
	A5	C5	
Pin 24 ULA3	A6	C6	KBD Parallel load
	A7	C7	KBD Shift out
KBD 10	A8	C8	
KBD 9	A9	C9	
KBD Shift Clock	A10	C10	
KBD Shift in	A11	C11	
	A12	C12	0V
	A13	C13	
Clear LS164	A14	C14	
	A15	C15	
	A16	C16	

IC19 and IC 20 on the main board are 28 pin ROM sockets wired exactly the same way as QL ROM Sockets – driven by ZX8301. ZX8302 is wired the same as Issue 5 QL (so sits on the video data bus)

ZX8302 – EXTINT isn't wired. QL Network is brought out to 2 pads near the chip One serial port on the ZX8302 drives the RS432 printer port (out only)

COMDATA is used as a clock for LS175, and data is from MDSELDN. The LS175 controls LED's and MOSFET switches for the telephone part of the unit Addresses appear to be the same for on board registers for ZX8302 and ZX8301.

Interrupt is wired to for Interrupt level 2, and the same FC0 / FC1 gated to VPA used for autovector.

ULA 3 is a logic array of some sort but not complicated (it is registered)

D0	1	28	5V
D1	2	27	C2 on 32 connector
D2	3	26	A6 on 32 connector
D3	4	25	A3 on 32 connector
A13	5	24	A4 on 32 connector
A14	6	23	NC?
A15	7	22	NC?
A18_A19	8	21	NC?
/DS	9	20	/CE on 2K CMOS via logic
/DSMC_A19	10	19	M0 Speach
A1	11	18	WS Speach
A0	12	17	RS Speach
R/W	13	16	M1 Speach
OV	14	15	/DTACK

Assumptions – D0-D3 are used with addressing to decode the 4 speech I/O control lines, and the 4 control lines going to the telecom module on the 32 pin connector.

Simple addressing decodes these 2 registers above (the latter may be bi directional?), and decodes for DSMC and the 2K RAM. A19 is used with NAND gate externally to gate DSMC and A18 input.

The 2K CMOS RAM is powered from the Lithium cell or the 9V Battery, and the /CE from the ULA is tied to the power to the IC, presumably to prevent access to the RAM if voltage is unstable.